Gryphon PCM

Complete Rackmount 40 Mbps Dual PCM Prosessing System



Dual Bit Sync/Dual Frame Sync/Frame Archiver/IRIG Time Code Reader/PCM Baseband Simulator with Optional Dual PCM Decommutator Chapter 10 Storage/Ethernet Transmission, BERT/Baseband Functionality



Where Technology Soars
A Woman-Owned Small Business
www.ulyssix.com

Gryphon PCM

Ulyssix's Gryphon PCM 2U rackmount is complete baseband ground-based telemetry system. The Gryphon PCM system uses the combined advanced 3rd generation Tarsus3-PCle-02 with an embedded processor. The full functionality of the Ulyssix solution gives the user complete baseband data acquisition with data processing in this single solution. The Gryphon PCM is setup and controlled by dual high-resolution color HDMI touchscreen displays for complete flexibility using the front panel touchscreen interface. The Gryphon PCM solution is powered by the latest INTEL/Altera FPGA technology with user upgradable DSP firmware algorithms.

Gryphon PCM 2U Dual Bit/ Frame Sync System



Input	Input RX	LoopBW	0.1	Men
Code Type	RNRZ(11)-F	AGC Freeze		Rx
Bit Rate	20 Mbps	Auto Polarity	Off	FS
Impedance	75 Ohms	Polarity	Normal	
BS Status	BS Rate]		
Lock	20000000.0			

rame Sync	1 Setup			— Menu
Bits per MF	256	Sync Errors	o	Wiena
FS Pattern Bits	32	Bit Slips	0	SubFS
FS Pattern	fe6b2840	Burst Mode	Off	BS
FS Mask	0	Data In Search	Off	
Number MF	64			Sim
Frame Lock	SFID Lock	SFID	Bit Slips	
Lock	Lock	48	0	

Bit Synchronizer

Designed using all DSP filter algorithms in FPGA technology for maximum performance capability

Accepts all IRIG 106-19 PCM code types

Bit Sync programmable input rates from 1 bps to 40 Mbps

Less than 1 dB to theoretical bit sync BER performance

Integrated graphic eye pattern display for complete lock indication

Frame Synchronizer

Supports PCM streams from 1 bps up to 50 Mbps

Supports up to 1024 minor frames per major frame and 16Mb per minor frame

Frame Sync Archive capability

Advanced algorithm to allow for varying frame sizes

Input either from bit sync or external clock and data

Storage & Diagnostics

Diagnostic feature used to aid Ulyssix in troubleshooting FPGA firmware internal control register configuration from user setup configuration

Retrieval popup form in GRYPHON software suites outputs diagnostic file for transfer to Ulyssix for quick system analysis for card configuration errors, setup errors or actual hardware failures

Gryphon PCM


The Gryphon PCM Tarsus3 PCM processor board is powered by the latest INTEL/ALTERA ArriaV GZ and Cyclone III FPGA's with the firmware being user reconfigurable using the Gryphon PCM software suite with user upgradable capability when the user is under maintenance contract. Using optional Chapter 10 Ethernet or UDP Parameter/Broadcast software, the Gryphon PCM system can be used for remote monitoring of time tagged frame lock PCM data.

Gryphon PCM Features:

Features Included: Dual Multi-Mode Receivers Dual PCM Baseband IRIG Time Code Reader PCM Simulator Setup

Optional Features:

RF Modulating Generator
IRIG CH10 Recorder/Playback
UDP Frame and Parameter
Broadcasting
Internal BERT Operation
Dual Decommutator
Viterbi Decoder



IRIG Time Code Reader

PCM Simulator

IRIG Time interpolated to 1 usec resolution

Supports IRIG A, B, G & NASA-36

Used for both IRIG time display and/or minor frame time tag header information

Programmable PCM streams from 1 bps up to 40 Mbps

Ulyssix .tad frame sync file and Chapter 10 Archive playback capability

Fixed major frame simulator utilizing defined waveform & tabular data to output

Convolutional Encoder output capable for Viterbi Simulator

Selectable output code type

TTL and RS422 output capability

Optional Decommutator

Supports all IRIG Class II decommutator features with variable word length from 3 - 64 bits, format switching, parameter concatenation and asynchronous embedded formats

High speed data transfer of user word selected channels to the PCI bus for disk storage and playback

Two on card DACs for word analog output

Full parameter math processing

Available with two different user friendly Windows GUI based software suites for full setup of format frame, word selection, channel display capability and optional client/server capability

Gryphon PCM PCM Processor Specifications*

Bit Synchronizer Input Specifications

bit syricilionizer input s	pecifications	PCIVI SIMulator Specifications			
Input Data Rate	Bit Sync programmable input tunable rates from 1 bps to 40 Mbps for NRZ-L/M/S, RNRZ-L and 1 bps to 20 Mbps for Bi-Ф L/M/S	Output Data Rate	1 bps to 40 Mbps for NRZ-x, RNRZ-L, or 20 Mbps for all others		
Input Source	2 independent inputs (1 single ended BNC, 1 differential Twinax)	Output PCM Codetypes	NRZ-L/M/S, RNRZ-L 11/15, RZ, Bi-Φ L/M/S, RNRZ 11/15/, forward/reverse, program select- able		
Input Impedance			Data and Clock, TTL, and RS422 level driven		
M. in a O. f. In a	selectable, BNC input, 120 ohms Differential	Word Lengths	3 to 64 bits, variable length		
Maximum Safe Input	± 35 VDC	Frame Length	Same as decommutator specs		
Input Signal Level DC Input Level	30 mVp-p to 5 Vp-p +/- 5 VDC	Data Words	Fixed or math functions (sine wave, triangle,		
Input PCM Codetypes Modes	NRZ-L/M/S, RNRZ-L, RZ, Bi-Φ L/M/S, program selectable (consult factory for other codetypes)		square wave, sawtooth, counter) with program- mable sample rate		
Derandomizer Input	RNRZ-11/15, forward/reverse, program select-	Time Code Reader Speci			
	ble	IRIG Codetypes	IRIG A, B, G & NASA-36		
Input Polarity	olarity Normal, inverted or auto selectable using frame sync correlator		Gryphon PCM Diagnostics		
Bit Synchronizer Data Specifications		Version Control	All current software, firmware and driver version numbers stored for easy retrieval		
Loop Bandwidth	0.01% to 3.0%, to the programmed bit rate	Latest Setup	Current card setup configuration is stored for verification of proper setup		
Capture Range	+/-3 times of the programmed loop bandwidth	Diagnostic Download			
Data Tracking Range	+/-5 times of the programmed loop bandwidth	Diagnostic Download	Direct download to file for transfer to Ulyssix for evaluation and recommendations		
Sync Acquisition	Less than 200 bits, typically 100 bits max	Physical Specifications			
Bit Error Probability	Less than 1 dB to theoretical bit sync BER performance for bit rates up to 25 Mbps, less than 2	Dimensions	2U 19" rackmount chassis with 100V-240V AC input capability		
	dB to theoretical from 25 Mbps to 40 Mbps,	Interface Connectors	Baseband PCM inputs and outputs through single		
Bity Sync Output	TTL and RS422 Level driven		ended 75 ohm BNC rackmount connectors & Differential Twinax		
Bit Sync Code Types	NRZ-L/M/S, RNRZ-L, RZ, Bi-Φ L/M/S or RNRZ 11/15, program selectable	Manufacturing	The design utilizes Surface Mount Technology		
Clock Output	0°, 90°, 180°, 270°	Waliatastailing	(SMT), manufactured with robotic assembly techniques to IPC-610B Class 2 manufacturing standards		
Frame Sync/Optional Decommutator Specifications		Temperature Range	Operating: 0°C to 50°C		
Input Data Rate Up to 50 Mbps		Storage: -20°C to 60°C			
Input Signals	TTL Level single ended, RS-422 differential or direct from Bit Sync section of the PCM Processor, NRZ-L and clock	Power Consumption Ordering Options	Less than 300 Watts		
Word Lengths	3 to 64 bits variable from channel to channel	Gryphon-PCM	2U rackmount Dual, Dual PCM Processing capability, IRIG Time Code Reader, PCM Simulation and BERT Tester Option for Bit Error		
Minor Frame Length	3 to 16,777,216 bits				
Major Frame Length	1 to 1024 minor frames per major frame		Tester of RF and PCM Data Stream		
PCM bit word order	MSB or LSB, word by word basis, program selectable	ULX-OPT-CH10	Chapter 10 recording and reproducer for both Chapter 10 disk files and UDP-CH10-Ethernet		
Frame Sync Pattern	16 to 64 bits	ULX-OPT-UDP PARAM/FRAME	packets UDP Frame and/or decom parameter multicast		
Frame Sync Location Frame Sync Strategy	Leading the minor frame Search-Check-Lock, programmable counts per	BROADCAST	or unicast broadcast for external Altair software networking or external data transfer		
	step	ULX-OPT - Dual Decom	Optional Word Selector with Graphic Displays for		
Subframe Sync	FCC or SFID	III V ODT LOTECTED	Individual Decom Parameter Procession		
Sync Error Tolerance	0 to 8 bits, program selectable	ULX-OPT-LQTESTER	BERT Tester Option for Time Latency Measure- ments and Bit Error Tester of PCM Data Stream		
Bit Slip Window Data Polarity	0 to 9999 bits, program selectable Normal or inverted on a channel by channel basis	ULX-OPT-Viterbi	Viterbi decoding solution		
Asynchronously Embedded Formats	Supports up 8 asynchronous embedded formats based on computer CPU capability				
Bit Concatenation/Fragmented Words	Software decommutator can combine individual bits from separate PCM words				
DAC Output Specificatio					
Number of Channels	2				
Output Level	1 Vpp to 5 Vpp, selectable in 0.1 Vpp steps, ± 2.5V offset in 0.1 VDC steps				

PCM Simulator Specifications