Gryphon PCM PCM Processor Specifications*

	inth rat. WWW	
		102 AVGOL

Bit Synchronizer Input Specifications		PCM Simulator Specifications Output Data Rate 1 bps to 40 Mbps for NRZ-x, RNRZ-L, or 20 Mbps		
прит рата кате	Data Rate Bit Sync programmable input tunable rates from 1 bps to 40 Mbps for NRZ-L/M/S, RNRZ-L, and 1 bps to 20 Mbps for Bi-Φ L/M/S		1 bps to 40 Mbps for NRZ-x, RNRZ-L, or 20 Mbps for all others	
Input Source	2 independent inputs (1 single ended BNC, 1 differential Twinax)	Output PCM Codetypes	NRZ-L/M/S, RNRZ-L 11/15, RZ, Bi-Φ L/M/S, RNRZ 11/15/, forward/reverse, program selectable	
Input Impedance	Hi-Z/75Ω/50Ω, single ended input, software selectable, BNC input, 120 ohms Differential	Output Signal Levels	Data and Clock, TTL, and RS422 level driven	
Maximum Safe Input ± 35 VDC		Word Lengths	3 to 64 bits, variable length	
Input Signal Level	30 mVp-p to 5 Vp-p	Frame Length	Same as decommutator specs	
DC Input Level	+/- 5 VDC	Data Words	Fixed or math functions (sine wave, triangle, square wave, sawtooth, counter) with	
Input PCM Codetypes Modes	NRZ-L/M/S, RNRZ-L, RZ, Bi-Φ L/M/S, program selectable (consult factory for other codetypes)	programmable sample rate		
Derandomizer Input	RNRZ-11/15, forward/reverse, program selectable	Time Code Reader Spec	DELITICATIONS DC Level IRIG-B and AM Modulated IRIG A, B, G,	
Input Polarity	Normal, inverted, or auto selectable using frame	Gryphon PCM Diagnosti	& NASA-36	
sync correlator		7.		
Bit Synchronizer Data Specifications		Version Control Latest Setup	All current software, firmware and driver version numbers stored for easy retrieval	
Loop Bandwidth	, , ,		Current card setup configuration is stored for	
Capture Range	+/-3 times of the programmed loop bandwidth	D'	verification of proper setup	
Data Tracking Range	+/-5 times of the programmed loop bandwidth	Diagnostic Download	Direct download to file for transfer to Ulyssix for evaluation and recommendations	
Sync Acquisition	Less than 200 bits, typically 100 bits max	Physical Specifications		
Bit Error Probability	Less than 1 dB to theoretical bit sync BER per- formance for bit rates up to 25 Mbps, less than 2 dB to theoretical from 25 Mbps to 40 Mbps	Dimensions	2U 19" rackmount chassis with 100V-240V AC input capability	
Bity Sync Output	TTL and RS422 Level driven	Interface Connectors	Baseband PCM inputs and outputs through sing	
Bit Sync Code Types	NRZ-L/M/S, RNRZ-L, RZ, Bi-Φ L/M/S, or RNRZ 11/15, program selectable	interface connectors	ended 75 ohm BNC rackmount connectors & Differential Twinax	
Clock Output	0°, 90°,180°,270°	Manufacturing	The design utilizes Surface Mount Technology (SMT), manufactured with robotic assembly techniques to IPC-610B Class 2 manufacturing standards	
Frame Sync/Optional Decommutator Specifications		Temperature Range	Operating: 0°C to 50°C	
Input Data Rate	Up to 50 Mbps		Storage: -20°C to 60°C	
Input Signals	TTL Level single ended, RS-422 differential or direct from Bit Sync section of the PCM Processor, NRZ-L and clock	Power Consumption Ordering Options	Less than 300 Watts	
Word Lengths	3 to 64 bits variable from channel to channel	3 1		
Minor Frame Length	3 to 16,777,216 bits	Gryphon-PCM	2U rackmount Dual, Dual PCM Processing capability, IRIG Time Code Reader, PCM Simulation and BERT Tester Option for Bit Error	
Major Frame Length	1 to 1024 minor frames per major frame			
PCM bit word order	MSB or LSB, word by word basis, program selectable	ULX-OPT-CH10	Tester of RF and PCM Data Stream Chapter 10 recording and reproducer for both	
Frame Sync Pattern	16 to 64 bits		Chapter 10 disk files and UDP-CH10-Ethernet	
Frame Sync Location	Leading the minor frame	LILV ODT Dual Dagger	packets Optional Word Selector with Graphic Displays for	
Frame Sync Strategy	Search-Check-Lock, programmable counts per step	ULX-OPT - Dual Decom	Individual Decom Parameter Procession	
Subframe Sync	FCC or SFID	ULX-OPT-IRIGTIMEOUT	Optional IRIG Time output from .tad archive file playback	
Sync Error Tolerance	0 to 8 bits, program selectable	ULX-OPT-LQTESTER	BERT Tester Option for Time Latency Measurements and Bit Error Tester of PCM Data	
Bit Slip Window	0 to 9999 bits, program selectable			
Data Polarity	Normal or inverted on a channel by channel basis	ULX-OPT-RTSIM	Optional real-time simulator parameter	
Asynchronously Embedded Formats	Supports up 8 asynchronous embedded formats based on computer CPU capability	ULX-OPT-TPC	variability. Used to change parameters while running simulator	
Bit Concatenation/Fragmented Words	ncatenation/Fragmented Software decommutator can combine individual		Optional Turbo Product Code (TPC) encoding and decoding	
DAC Output Specifications		ULX-OPT-UDP PARAM/FRAME BROADCAST	UDP Frame and/or decom parameter multicast or unicast broadcast for external ALTAIR softwar networking or external data transfer	
Number of Channels	2	ULX-OPT-Viterbi	Viterbi decoding solution	
Output Level	1 Vpp to 5 Vpp, selectable in 0.1 Vpp steps, ± 2.5V offset in 0.1 VDC steps			

2.5V offset in 0.1 VDC steps